14.10  Summary

The primary reason to consider test early during ASIC design is that it can become very expensive if we do not. The important points we covered in this chapter are:

  • Boundary scan
  • Single stuck-at fault model
  • Controllability and observability
  • ATPG using test vectors
  • BIST with no test vectors

Chapter start ] [ Previous page ] [ Next page ]

Kenesto: 30 day trial
MasterCAM



© 2020 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise