52nd Design Automation Conference Designer Track Submission Site Opens

2015 tracks include front-end silicon design, back-end silicon design and embedded software and systems

LOUISVILLE, Colo. — (BUSINESS WIRE) — November 12, 2014The Design Automation Conference (DAC), the premier conference devoted to the design and automation of electronic systems, is pleased to announce the submission site for the 52nd DAC Designer Track is now open. The Designer Track brings together IC designers and embedded software developers from across the globe to present their design experiences on effective design flows, methods, and tool usage. The track offers a unique opportunity to network with and learn from other industry experts. The 52nd DAC will be held at the Moscone Convention Center in San Francisco, California, from June 7 - 11, 2015.

“The focus of the Designer Track is on the flows and methodologies deployed for ASIC design, verification, implementation and software integration by the user,” said Designer Track co-chairs Karam Chatha of Qualcomm Research and Daniel Bourke of Cadence Design Systems. “This track is the only one of its kind, developed exclusively by DAC to provide EDA tool users, hardware designers, software engineers, and application engineers the opportunity to share knowledge and experiences with each other. The covered topics are at the interface between design and automation, an area that until now has been under-represented in EDA.”

Submissions may describe the application of tools to the design of a novel electronic system or the integration of EDA tools within a design flow or methodology to produce such systems. A submission may be problem-specific in scope (e.g., hardware/software-based architecture exploration, analyzing substrate coupling during floorplanning) or may address a specific application domain (e.g., designing wireless handsets). The Designer Track differs from vendor-specific user forums in that it is not tied to a specific EDA vendor.

Designer Track

Regular submissions will be accepted in the following categories:

1.

   

Front-end silicon design (FE): Front-end architecture, design and verification of current day system-on-chip (SoC) including major components such as CPU, GPU, and DSP. Front-end design of entire SoC sub-systems such as graphics, multimedia and modem.

 

2.

Back-end silicon design (BE): Back-end design and verification of current day SoC, major sub-systems and constituent components (CPU, GPU and DSP). Relevant topics include (but are not limited to) physical design, clock tree generation, timing closure, verification, and design rule checking.

 

3.

Embedded software and systems (ESS): Compilers (CPU, GPU, DSP) and programming aids, parallelizing tools, test and verification, operating system (including RTOS), virtual platform, virtual machines and run time environments.

 

1 | 2  Next Page »



Review Article Be the first to review this article

SolidCAM - See For Yourself

Featured Video
Editorial
Latest Blog Posts
Sanjay GangalMCADCafe Lens
by Sanjay Gangal
NVIDIA GTC October 2020 Keynote
Jobs
Product Design Engineer - Testing Methods for Apple Inc at Cupertino, California
BIM Designer – Revit for Schneider Electric at Smyrna, Tennessee
GIS Analyst for Iberdrola at Augusta, Maine
BIM Modeler for Woolpert at Oakbrook Terrace, Illinois
GIS Analyst for City of Shreveport at Shreveport, Louisiana
Upcoming Events
3D Collaboration & Interoperability Congress at Golden CO - Feb 20 - 24, 2021
RAPID + TCT 2020 Postponed to 2021 at Anaheim Convention Center Anaheim CA - Apr 2, 2021
WESTEC at Long Beach Convention Center CA - Sep 21 - 23, 2021
Kenesto: 30 day trial
MasterCAM



© 2020 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise