Design Verification Challenges in Modern SoCs - HDL Design House Webinar

Igor Ikodinovic, HDL Design House's Principal Project Manager will host an online event about various issues that arise in today's SoC design verification and how to solve them efficiently and effectively.

Belgrade, Serbia - May 31st, 2016 - HDL Design House, provider of digital, analog, and back-end design and verification services and products in numerous areas of SoC, will host a webinar to be presented by Mr Igor Ikodinovic, Principal Project Manager, who will discuss how different standard as well as numerous non-standard verification challenges are dealt with in practice by HDL Design House.

Modern SoCs contain a large number of digital and analog modules whose functionality needs to be verified at the system (top) level. A number of different problems arise in this process, including how to choose the verification methodology, language and implementation platform, how to create proper test plans, how to ensure functional coverage conversion, how to perform verification using different power modes, and more.

Beside these standard verification problems, the list often includes non-standard problems such as how to properly model analog modules in the SoC verification environment, how to model system performance and verify that system performance goals are met, improving the workflow or tools used, and others. The webinar will outline a practical approach to resolving these issues.

This online event will include topics such as advantages of coverage-driven constrained-random verification methodology, UVM-based SoC functional verification flow, creating test plans and ensuring coverage conversion, challenges of SoC performance verification, and verification of analog blocks in SoC design verification environment.

The webinar is taking place on Thursday 16 June, 10 am PST and is free to attend. Joining instructions are available on the webinar registration page on HDL Design House website:  www.hdl-dh.com/webinar.html




Review Article Be the first to review this article

SolidCAM - See For Yourself

Featured Video
Editorial
Latest Blog Posts
Sanjay GangalMCADCafe Lens
by Sanjay Gangal
NVIDIA GTC October 2020 Keynote
Jobs
Failure Analysis Engineer for Flextronics at Milpitas, California
3D Designer and Developer for Los Alamos National Laboratory at Los Alamos,, New Mexico
Mechanical Engineer for Flextronics at Milpitas, California
Structural Engineer 2 (Engineer 2) for Los Alamos National Laboratory at Los Alamos,, New Mexico
GIS ANALYST I.8030200 for Dallas County at DALLAS, Texas
Structural Engineer for Kiewit at Lenexa, Kansas
Upcoming Events
DEVELOP 3D Live 2020 New Date November 3rd at Sheffield University ctagon and INOX Building, Durham Road Sheffield United Kingdom - Nov 3, 2020
Digital Twin 2020 - Now in November 2020 at Melbourne FL - Nov 4 - 5, 2020
Sensors Expo & Conference at McEnery Convention Center SAN JOSE CA - Nov 16 - 18, 2020
Spatial 3D Insider Summit - Free VR Event! at United States - Nov 16 - 17, 2020
Kenesto: 30 day trial



© 2020 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise