Cadence Announces Digital and Signoff Flow Support for Body-Bias Interpolation for GLOBALFOUNDRIES 22FDX™ Process Technology

Highlights:

SAN JOSE, Calif., Oct. 12, 2017 — (PRNewswire) — Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that its digital and signoff flow, from synthesis to timing and power analysis, supports body-bias interpolation for the GLOBALFOUNDRIES 22FDX™ process technology. The Cadence® tools enable advanced-node customers across a variety of vertical markets—including automotive, mobile, internet of things (IoT) and consumer applications—to use GF's fully depleted silicon-on-insulator (FD-SOI) architecture to optimize the power, performance and area (PPA).

Cadence Logo. (PRNewsFoto/Cadence Design Systems, Inc.) (PRNewsFoto/CADENCE DESIGN SYSTEMS_ INC_) (PRNewsFoto/CADENCE DESIGN SYSTEMS, INC.)

For more information on the Cadence digital and signoff flow for GF's FDX process, please visit www.cadence.com/go/dandsgf22fdx.  

To facilitate the adoption of GF's 22FDX process technology, Cadence has enabled body-bias interpolation calculations in the following physical implementation and timing analysis tools:

  • Innovus Implementation System: An advanced physical implementation tool, incorporating a massively parallel architecture that helps designers deliver high-quality SoCs in less time with best-in-class PPA
  • Tempus Timing Signoff Solution: A complete timing analysis tool that improves signoff timing closure via massively parallel processing and physically aware timing optimization

In addition, Cadence and GF are actively working to enable the following solutions to support body bias interpolation on the 22FDX process:

  • Genus Synthesis Solution: An RTL synthesis and physical synthesis engine that improves productivity challenges faced by RTL designers, delivering up to 5X faster synthesis turnaround times
  • Voltus IC Power Integrity Solution: A cell-level power integrity solution supports comprehensive electromigration and IR drop (EM/IR) design rules and requirements while providing full-chip SoC power signoff accuracy

Cadence and GF also collaborated on the delivery of a GF 22FDX digital reference flow and a downloadable process design kit (PDK) that incorporates the Cadence digital and signoff tools.

"Our collaboration with Cadence helps validate its digital and signoff flows that support FDX body-bias interpolation, which is a key differentiator with our FD-SOI process technologies," said Jai Durgam, vice president, Customer Design Enablement at GF. "This enablement within the Cadence tool suite allows our mutual customers to quickly and easily realize the performance, area and power benefits of 22FDX using body bias-interpolation techniques."

"Through our support for body-bias interpolation, customers can confidently modify body-bias beyond the common usage of GF's22FDX node to achieve optimal power and performance gains," said KT Moore, vice president, product management in the Digital & Signoff Group at Cadence. "Our efficient working model with GF helps customers implement designs quickly so they can remain competitive in their respective markets."

About Cadence

Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company's System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For. Learn more at cadence.com.

© 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.

For more information, please contact:
Cadence Newsroom
408-944-7039
newsroom@cadence.com

 

View original content with multimedia: http://www.prnewswire.com/news-releases/cadence-announces-digital-and-signoff-flow-support-for-body-bias-interpolation-for-globalfoundries-22fdx-process-technology-300535452.html

SOURCE Cadence Design Systems, Inc.

Contact:
Cadence Design Systems, Inc.
GLOBALFOUNDRIES
Web: http://www.cadence.com




Review Article Be the first to review this article
Featured Video
Editorial
Latest Blog Posts
Joseph LopezPROSTEP INC Blog
by Joseph Lopez
OpenPDM MIGRATE supports Windchill Bulk Migrator
Roberto FrazzoliMCADCafe Editorial
by Roberto Frazzoli
A closer look at CCE’s EnSuite – Cloud ReVue LiveLink
Jobs
Mechanical Engineer in HVAC – Mid-Level for Gordon Prill, Inc at Sunnyvale, California
Product Design Engineer - Softgoods for Apple Inc at Cupertino, California
Mechanical Engineer II for Aehr Test Systems at Fremont, California
Service Software Expert-CATIA & CAA for Dassault Systemes at Shanghai, China
Director, Industrial Machinery Solutions- SISW PLM for Siemens AG at Livonia, Michigan
Senior Project Architect for Gordon Prill, Inc at Sunnyvale, California
Upcoming Events
The Design. Engineer. Build. Conference at Anaheim Convention Center Anaheim CA - Aug 10 - 12, 2021
RAPID + TCT at McCormick Place Chicago IL - Sep 13 - 15, 2021
WESTEC Online at Online CA - Sep 21 - 23, 2021
Houstex 2021 at George R. Brown Convention Center Houston TX - Oct 5 - 7, 2021



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise