Csem And Mifs Demonstrate World-Record Lows In Energy Consumption For A Microcontroller

19 JUNE 2019 -- Combining CSEM’s ultra-low-power ASIC design experience with the Extreme-Low Power (ELP) DDC technology from MIFS enables new world records in power consumption. A complete process design kit, along with a range of mixed-signal silicon IPs, is now available.

The phenomenal growth of the Internet of Things and wearable technologies, combined with edge processing, is placing ever-greater demands on low-power electronics. Smart dust and unobtrusive wearables require tiny batteries or even self-powering, harvesting energy from their surroundings.

0.5V design ecosystem

CSEM, a leader in ultra-low-power ASIC design, and  Mie Fujitsu Semiconductor (MIFS), a leading wafer foundry, have joined forces to develop a near-threshold 0.5V ecosystem; since energy scales with the square of the supply voltage, huge reductions in energy consumption can be achieved for similar performance. MIFS’ Deeply Depleted Channel (DDC) technology is perfectly adapted to low-power applications, while its immunity to random dopant fluctuations makes it suitable for low-voltage operation. Low-voltage operation, however, is still subject to process and temperature and other variations. To overcome the impact from these variations CSEM and MIFS applied a variety of design techniques and implemented Body-bias-based Adaptive Dynamic Frequency Scaling (ADVbbFS) as one of the key IPs.

A 32-bit RISC microcontroller designed in C55DDC was presented recently at  IEEE CICC in Austin, TX, demonstrating only 2.5uW/MHz—a new world record in a 55nm CMOS process.

For Keizaburo Yoshie, Senior Vice-President, MIFS, “Combining CSEM’s ULP design experience with MIFS’ DDC process technology helps realize IOT chip designs that are unbeatable in energy efficiency.” Alain-Serge Porret, CSEM’s Vice-President, Integrated & Wireless Systems, says, “Low-voltage design is essential for the next generation of IOT devices; we were delighted to team up with MIFS to make this dream a reality.”

Ready for design integration

A complete design ecosystem is now available, including a process design kit (PDK) with all libraries and key analogue IP blocks.

You can meet CSEM and MIFS at the  Sensors Expo, 26-27 June in San Jose, IoT & Wireless Pavilion,  Booth #1045.




Review Article Be the first to review this article
SolidCAM - Learn More

Featured Video
Editorial
Latest Blog Posts
Sanjay GangalMCADCafe Lens
by Sanjay Gangal
NVIDIA GTC October 2020 Keynote
Jobs
Director, Industrial Machinery Solutions- SISW PLM for Siemens AG at Livonia, Michigan
Detailing/ PM Manager for Commercial Metals Company at Dallas, Texas
Electrical Engineer for Lockheed Martin at Liverpool, New York
Advanced Autonomous Vehicle Designer - AV/XD for Ford Motor Company at Palo Alto, California
Product Design Engineer - Softgoods for Apple Inc at Cupertino, California
Industrial Engineer for Yanfeng Automotive Interiors -YFAI at Louisville-Jefferson, Kentucky
Upcoming Events
Simulation World at United States - Apr 20 - 21, 2021
PLM Road Map & PDT Spring 2021 at 3909 Research Park Drive Ann Arbor MI - May 19 - 20, 2021
RAPID + TCT at McCormick Place Chicago IL - Sep 13 - 15, 2021
WESTEC Online at Online CA - Sep 21 - 23, 2021
Kenesto: 30 day trial



© 2021 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise