Si2 to Host Low Power Coalition Workshop at DAC 2008

AUSTIN, Texas—(BUSINESS WIRE)—May 21, 2008— The Silicon Integration Initiative (Si2) today announced the Low Power Coalition workshop being hosted at the Design Automation Conference (DAC) show to be held at the Anaheim Convention Center in Anaheim, CA, from June 8-13, 2008. The Low Power Coalition Workshop Advances in Low Power Design for Circuits and Systems will be held on June 8, from 4PM 7PM in Room 206B in the Anaheim Convention Center.

The economic and environmental requirements for electronic circuits and systems to consume less power per function are going to endure with the electronic and EDA industries for the foreseeable future. Each year, advances must be made to continue this required trend in line with clear requirements specified in the International Technology Roadmap for Semiconductors (ITRS).

The Low Power Coalition (LPC) at Si2 is steadily making the required advances across the entire design flow; from Electronic System Level (ESL) all the way through implementation. Work is being done to define a complete power-aware reference flow that will be recommended to the industry. To aid in automating many of the steps along the tool chain, a tool-centric data model and associated Application Programming Interface (API) are being defined that will work seamlessly with the OpenAccess API and information model. In addition, enhancements are being defined to extend the Common Power Format (CPF), an Si2 standard first released in March 2007.

This workshop will present the steps forward since the last Low Power Workshop at DAC 2007 and discuss future directions and end-user experiences with the technology developed and implemented so far. A selection of advanced tools that have been developed by some of the EDA companies will be presented to provide tangible progress in power-aware design. The topics and speakers include:

1. Introduction to the Low Power Coalition

Gill Watt, Advanced Micro Devices - Chairman of the LPC

2. Low Power Design Format Requirements: Looking Ahead!

Bob Carver, Cadence Design Systems

3. LPC Low Power Reference Flow

David Hui, AMD, - Vice-Chair, Flow Working Group

4. LPC Data Model and API

David Hathaway, IBM, - Co-chair, Data Model and API WG

5. End-user Experiences

David Hui, AMD
Jake Buurma, Si2

6. EDA Tool Developers for Low Power

Koorosh Nazifi, Cadence Design Systems
Jerry Frenkil, Sequence Design
Anmol Mathur, Calypto Design Systems

7. Panel Discussion (all presenters)

Other Si2-sponsored events at DAC include the 4th Integrated Design
Systems Workshop on June 9, from 12PM-4PM and the Si2 Member/Guest
Meeting on June 9, from 6PM-8PM.

1 | 2  Next Page »

Review Article Be the first to review this article

SolidCAM - See For Yourself

Featured Video
Latest Blog Posts
Sanjay GangalMCADCafe Lens
by Sanjay Gangal
NVIDIA GTC October 2020 Keynote
BIM Modeler for Woolpert at Oakbrook Terrace, Illinois
BIM Designer – Revit for Schneider Electric at Smyrna, Tennessee
Upcoming Events
3D Collaboration & Interoperability Congress at Golden CO - Feb 20 - 24, 2021
RAPID + TCT 2020 Postponed to 2021 at Anaheim Convention Center Anaheim CA - Apr 2, 2021
WESTEC at Long Beach Convention Center CA - Sep 21 - 23, 2021
Kenesto: 30 day trial

© 2020 Internet Business Systems, Inc.
670 Aberdeen Way, Milpitas, CA 95035
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services TechJobsCafe - Technical Jobs and Resumes ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise